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1 
Abstract—Within neural monitoring systems, the front-end 
amplifier forms the critical element for signal detection and pre-
processing, which determines not only the fidelity of the biosignal, 
but also impacts power consumption and detector size. In this 
paper, a novel combined feedback loop-controlled approach is 
proposed to compensate for input leakage currents generated by 
low noise amplifiers  when in integrated circuit form alongside 
signal leakage into the input bias network. This loop topology 
ensures the FEA maintains a high input impedance across all 
manufacturing and operational variations. Measured results from 
a prototype manufactured on the AMS 0.35µm CMOS technology 
is provided. This FEA consumes 3.1 µW in 0.042 mm2, achieves 
input impedance of 42 GΩ, and 18.2 𝒏𝒗/√𝑯𝒛 input-referred noise.  
 
Index Terms— Neural recording, analogue integrated circuits, 
CMOS technology, biomedical signal processing, low-noise 
amplifiers. 
I. INTRODUCTION AND CURRENT TECHNIQUES 
HE Front-End Amplifier (FEA) is a key element for signal 
detection within neural activity monitoring systems [1], [2]. 
Growing interest in the field of neuroscience has accelerated 
research into such systems. However, these are restricted by a 
lack of suitable Integrated Circuit (IC) techniques [3], [4]. An 
integrated FEA within a small chip area enables neuroscientists 
and clinicians to simultaneously record and observe larger 
arrays of neural data, using multiple electrodes and multi-
channel monitoring systems [5], [6], [7]. Further, acquiring 
neural activity data via high-density array sensing enables 
future research in disease and neuro-prosthetic devices [8].  
Electrically-observable signals generated by neural activity 
are low in both amplitude and frequency. Typically, the signal 
is comprised of two components, the Action Potential (AP) – 
also known as neural spikes – and the Local Field Potentials 
(LFP). APs have amplitudes ranging from 5𝜇𝑉𝑝𝑝  to 50𝜇𝑉𝑝𝑝 , 
across frequencies of 300Hz to 7.5kHz, whilst LFP amplitudes 
are around 1𝑚𝑉𝑝𝑝  to 10𝑚𝑉𝑝𝑝 , across a range of 25mHz to 
100Hz, as described in [3]. Typical biosignal monitoring 
applications, such as Electroencephalography (EEG), 
Electrocardiography (ECG) and Electromyography (EMG) are 
given in TABLE I. The bandwidth of these applications varies 
from a few hundred to several thousand Hertz. Hence, a 
relatively wide-bandwidth FEA capable of sensing a signal near 
to DC is required.  
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The sensor-seen interface impedance, as shown in TABLE I, 
varies from a few kΩ to a few MΩ and may be modelled as 
discussed in [9], [10], [11], [12]. With regards to the FEA in 
biosignal detection, this impedance invariably forms a voltage 
divider, where the higher the input impedance of the FEA, the 
lower the attenuation caused by the interface. Furthermore, a 
low input-referred noise FEA design lowers the overall noise 
figure, to increase the Signal-to-Noise Ratio (SNR) of the entire 
neuro-sensing system. As multiple-channel sensing becomes 
increasingly standard practice across neuroscience research, 
pivotal advances in LNA front-end signal detection are 
necessary to counteract the aggregating external noise sources 
that result from utilising more channels [6], [7]. Typical noise 
targets for various applications are also listed in TABLE I.  
 
TABLE I 
TYPICAL RECORDING APPLICATIONS  
 ENG ECG EMG 
 
Bandwidth (Hz) 4k 250 2k 
Interface 
impedance (Ω) 
2-5 k 5-30 k 2k-1M 
Noise 𝑣/√𝐻𝑧 20n 800n 80n 
 
Conventionally in neural monitoring systems, the 
instrumentation amplifier was widely used for Printed Circuit 
Board (PCB) scale systems due to its high input impedance and 
ease of gain adjustment using external resistors, as shown in 
Fig. 1(b). However, it is not suitable for implantable devices 
due to its large form factor [13]. The concept of a single IC die 
supporting a compact but high-number array of sensors 
overcomes this, enabling true in-vivo neural monitoring [14], 
[15]. To negate the large chip area of resistors, as shown in Fig. 
1(a), capacitive feedback (CF) is typically used, as it configures 
the gain by the ratio of capacitors, whilst simultaneously 
rejecting the DC offset [16]. This method has become a most 
popular topology in neural sensing applications [17], [18]. A 
large input impedance may be achieved by selecting a small 
input capacitance, C1 in Fig. 1(a), to reduce signal attenuation 
for low frequency neural applications.  The input impedance of 
this topology is, however, limited by the Operational Amplifier 
(Op-amp) design, due to the input gate leakage current. Also, a 
low noise Op-amp requires a relatively large geometry input 
gate, as the flicker (1/f) noise is inversely proportional to the 
transistor’s area. Large devices yield a large parasitic 
capacitance, resulting in an increase in the leakage current.  
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Fig.1. (a) Circuit topology of capacitive feedback biasing. (b) Structure of 
conventional instrumentation amplifier. 
Several techniques are used to improve the trade-off between 
high input impedance and low noise for the FEA. For instance, 
auto zeroing (AZ) is commonly used, which employs a two-
state sample-and-hold technique [19]. During the sampling 
phase, the amplifier is disconnected to avoid the input leakage 
current. The offset is sampled and then subtracted from the 
input signal. The noise (mainly the 1/f noise) of this sampling 
technique is reduced by the addition of chopper stabilisation 
(CS) [20], [21]. This modulates and amplifies the input signal 
to a higher frequency range to avoid the amplification of the 1/f 
noise. The demodulation stage translates the signal back to 
base-band after the amplification. The drawback of the CS 
technique is that it suffers from a narrow bandwidth compared 
with the broader range of bandwidths required by implantable 
devices, as shown in TABLE I. This may be overcome using a 
timing control block; however, this increases circuit 
complexity, size and power consumption, rendering it 
unsuitable for the IC multi-channel system. 
Real-time biosignal processing on an IC platform may 
employ the conventional neutralisation technique to avoid the 
need for external digital controllers [22]. This topology delivers 
current, via a capacitor, back to the input stage, to neutralise any 
leakage current [23]. The FEA can maintain a high input 
impedance with this compensation technique only if the 
feedback capacitor is closely matched to the input gate 
capacitance. In the small-scale IC circuit domain, perturbations 
to the voltage on any of the MOSFET terminals (source (S), 
gate (G), drain (D) and body (B)), will bring about variations in 
the gate capacitance. This yields a mismatch between leakage 
current and neutralisation current, which reduces the input 
impedance and triggers instability in the feedback loop. Hence, 
in an IC implementation, a fixed-value capacitor neutralisation 
loop is not sufficient in practice, due to the statistical variance 
intrinsic to IC manufacturing and the conditions of operation, 
chartered by Process, Voltage and Temperature (PVT) 
variations.  
In this case, the real-time measurement of an Op-amp’s gate 
parasitic capacitance becomes the key to implementing 
neutralisation. The Current injection technique is discussed 
previously [24]. This approach implants DC current with 
chopped-phase to an AC bridge-based comparison circuit.  As 
a result, the differential outputs of in-phase and quadrature-
phase emulate the mismatch of detected capacitances. This 
output can then be used to control a reconfigurable capacitor, 
implemented by a switchable capacitor array (CA), to produce 
a real-time neutralisation current [9]. However, this array 
requires too great a chip area for future multi-channel 
implantable devices. 
 It is known that the chopping instrumentation amplifier 
achieves low input-referred noise and high input impedance, 
but its power consumption and circuit complexity is relatively 
high [19]. Therefore, a neutralisation-based loop control 
scheme is chosen in this design. We propose a novel purely 
analogue loop-controlled capacitance-matching neutralisation 
(LCN). This circuit is feedback loop-controlled without the 
need for any external digital blocks, thus reducing chip area, 
circuit complexity and power consumption. The biasing 
topology provides a real-time matching of the FEA’s gate 
parasitic capacitance and neutralisation capacitor both across 
frequency and PVT variations. The effective compensation of 
leakage current allows for a LNA to be implemented to 
suppress noise while maintaining high input impedance in a 
compact IC form. This topology provides an easy-to-
implement, real-time FEA design solution for multi-channel 
bio-signal detection and monitoring applications. 
II. CIRCUIT DESIGN 
A. Overview of circuit design 
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Fig. 2.  Circuit topology of proposed FEA design with bootstrapping and 
neutralisation loop.  
In Fig. 2, the proposed FEA includes two low-noise two-
stage Complementary Metal-Oxide Semiconductor (CMOS) 
amplifiers (A1 and A2, details discussed in Section B) and two 
feedback loops, one each for neutralisation (to address the 
leakage current of amplifier) and bootstrapping (to address 
current into bias network). Pseudo Resistors (PR) are used in 
the design. The PR, as shown in Fig. 4(b), comprises two 
Metal–Oxide–Semiconductor Field-Effect Transistors 
(MOSFETs) back-to-back, to create a large resistance with 
acceptable layout area [25]. 
Bootstrapping [23] is a voltage feedback loop technique to 
minimise the signal current entering PR1. The current through  
PR1 can be written as, 
𝐼𝑃𝑅 =
𝑉𝑖𝑛 − 𝑉𝑏
𝑅𝑃𝑅1  
 
Where, Vb is the bootstrapping voltage, driven by the 
buffered output Vout via a capacitor Cb, written as equation (2). 
As given in Fig. 2, the lower cut-off frequency of this feedback 
is defined by the product of RPR2 and Cb.  Vb can track the input 
(1) 
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3 
signal while the frequency is above approximately 300 mHz for 
a modest IC capacitor area, due to the PR structure’s high 
resistance. The device geometries are given in TABLE II.  
𝑉𝑏 = 𝑉𝑜𝑢𝑡 ×
𝑅𝑃𝑅2
𝑅𝑃𝑅2 +
1
𝑗𝜔𝐶𝑏
 
= 𝑉𝑖𝑛 ∙ (
𝐴𝑜𝑝
𝐴𝑜𝑝 + 1
)
2
×
𝑅𝑃𝑅2
𝑅𝑃𝑅2 +
1
𝑗𝜔𝐶𝑏
 
Aop is the open loop gain of amplifiers A1 and A2. Vout is 
buffered twice with respect to Vin. In realisation, this equation 
is approximate due to the current through PR1. As given in 
equation (1), the closer the Vb tracks Vin, the lesser the signal 
current drawn into the bias circuit.  
Neutralisation is a current feedback technique to deliver the 
substantial part of the leakage current into the amplifier A1 
(I+,A1). This leakage current is predominantly determined by the 
gate parasitic capacitance of the input transistor. In fact, it 
becomes the major current at the input stage in IC form after 
bootstrapping, given the use of PR. In Fig. 2, the voltages Vf, 
Vin and Vout are approximately the same ensuring that the gate 
leakage currents at all terminals are equal (I+,A1 ≈ I-,A1 ≈ I+,A2). 
The output voltage of A1, called Vneu, will be that which is 
required to deliver the leakage currents for the two amplifiers’ 
terminals: ‘+’ of A2 and ‘-’ of A1. The current through the 
capacitor Cneu (ignoring the much greater impedance of PR3, 
added to provide a DC feedback path) is equal to the sum of I-
,A1 and I+,A2. Because A1 and A2 are of the same topology, 
geometry and laid out using known matching techniques [26], 
the current I2 is twice I+,A1. This current-controlled voltage loop 
is connected to the input via a capacitor Cneu,f, whose 
capacitance is half that Cneu. Thus, as written in equation (4), I1 
is half of I2, and is substantially the same amount of current as 
the amplifier’s leakage current. With these two loops, the input 
current can be expressed as,  
𝐼𝑖𝑛 = 𝐼𝑃𝑅 + 𝐼+,𝐴1 − 𝐼1 
Where, 
𝐼1 =
𝐼2
2
=
1
2
∙
𝑉𝑛𝑒𝑢
𝑍𝐶𝑛𝑒𝑢||𝑃𝑅3
=
1
2
(𝐼−𝐴1 + 𝐼+𝐴2) ≈ 𝐼+,𝐴1 
Hence, a higher input impedance of the FEA can be achieved 
by increasing the gain of A1 and A2. 
 
When implemented in IC form, other parasitic capacitances 
at the input stage, for example generated by metal proximity 
across different layers, can be eliminated by shielding. 
Shielding is a layout guarding technique which surrounds the 
input stage with a low resistance buffered voltage. Thus, while 
the shielding voltage, Vout in Fig. 2, tracks the input, no AC 
current crosses the parasitic capacitance, details are discussed 
in Section E. 
B. Low noise two-stage Op-amp design 
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Fig. 3.  Circuit schematic of CMOS low noise two-stage Op-amp.  
Lower input-referred noise in IC Op-amp design, as shown 
in Fig. 3, is achieved by increasing the size of the amplifier’s 
cascoded input devices (M1-1, M1-2, M2-1, M2-2). The Op-
amp comprises two stages with Miller compensation. In the first 
stage, PMOS differential pairs in an isolated N-well are chosen 
due to the inherent lower 1/f noise over N-channel MOS 
(NMOS).  Other transistor bulks (back gates) are connected to 
the appropriate rails (not explicitly shown for clarity). The 
cascode structure increases the open loop gain (AOP) without 
increasing current consumption or noise [27], [28]. M6_1,2, 
M7_1,2, M8_1,2, M9_1,2 and M10_1,2 are current mirrors 
driven by a reference bias current. These cascoded mirrors 
increase the active load resistance to increase the gain of 
amplifier. The capacitors Cm are used to employ Miller 
compensation, concordant with conventional IC design [27].   
Vn2
Vn1Vs
M1
M2
N1 N2
(a) (b)  
Fig. 4.  (a) Noise mode of cascode amplifier. (b) Structure of fixed Pseudo 
Resistor. 
 
For a single MOS input, the voltage and current noise are 
given in equations (5) and (6) 
 
𝑑𝑉𝐺
2̅̅ ̅̅ ̅ = 4𝑘𝑇𝑅𝐺𝑑𝑓 
 
𝑑𝑖𝐷𝑆
2̅̅ ̅̅ ̅̅ =
4𝑘𝑇
𝑅𝐶𝐻
𝑑𝑓 = 4𝑘𝑇
2
3
𝑔𝑚𝑑𝑓 
 
where k is the Boltzmann constant, T is the absolute 
temperature, RG is the resistance of gate, RCH is the channel 
resistance and gm the is small-signal transconductance of the 
transistor. 
(3) 
(4) 
(5) 
(6) 
(2) 
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A noise model of the cascoded amplifier is illustrated in Fig. 
4(a), where Vn1 and Vn2 represent the input-referred noise of M1 
and M2 respectively. The input-referred noise for the cascoded 
structure is given by.  
𝑑𝑉𝑖𝑒𝑞2̅̅ ̅̅ ̅̅ ̅ = 𝑑𝑉𝑛1
2̅̅ ̅̅ ̅̅ + 𝑑𝑉𝑛2
2̅̅ ̅̅ ̅̅ ∙
1
𝑔𝑚1𝑟𝑜1
≈ 𝑑𝑉𝑛1
2̅̅ ̅̅ ̅̅  
 
It can be seen in equation (7) that the use of the cascoded 
structure will increase the transconductance and output 
resistance of the transistors without inducing any noticeable 
increase in the input-referred noise. 
Cm_eq
Vdd
M1 M2
M3 M4 M5
M6M7
I_bias 
 
Fig. 5.  Equivalent Circuit schematic of Op-amp design in Fig. 3. 
 
To simplify the input-referred noise analysis, each cascoded 
pair is replaced by a single transistor, where the equivalent 
length of the transistor is the sum of its corresponding cascoded 
gates, for example,  
𝐿𝑖 = 𝐿𝑖_1 + 𝐿𝑖_2 
Similarly, the equivalent Miller capacitance is the sum of these 
two capacitors in Fig. 3, 
𝐶𝑚_𝑒𝑞 = 𝐶𝑚 + 𝐶𝑚 
The gain bandwidth of the Op-amp is given by,  
𝜔𝐺𝐵 =
𝑔𝑚1
𝐶𝑚_𝑒𝑞
=
√2𝑘𝑝(
𝑊
𝐿 )1𝐼𝑆𝐷1
𝐶𝑚_𝑒𝑞
 
where W and L are the width and length of a corresponding 
transistor, ISD is the source-to-drain current. Likewise, the 
overall open loop gain of the Op-amp is the product of these 
two stages, written as, 
𝐴𝑜𝑝 =
𝑔𝑚2
𝑔𝑑𝑠2 + 𝑔𝑑𝑠4
∙
𝑔𝑚5
𝑔𝑑𝑠5 + 𝑔𝑑𝑠6
 
where, 
𝑔𝑑𝑠 = 𝐼𝐷𝜆 
Here, ID is the drain current for a transistor and 𝜆 is the channel-
length modulation parameter depending on the manufacturing 
process. The input referred current noise of this structure is 
given by 
𝐼𝑛2̅ = [(2𝜋𝑓)
2𝐶𝑖𝑛
2 𝑉𝑛2̅̅̅̅ ]∆𝑓 
where Cin is the capacitance of the input devices and 𝑉𝑛
2 is the 
input-referred voltage noise. As shown in equation (14), the 
voltage noise consists of thermal and 1/f noise.  
𝑉𝑛,𝑜𝑝2 = 𝑉𝑛_𝑡ℎ𝑒𝑟𝑚𝑎𝑙
2 + 𝑉𝑛_𝑓𝑙𝑖𝑐𝑘𝑒𝑟
2  
 
The thermal noise is calculated as 
𝑉𝑛,𝑡ℎ𝑒𝑟𝑚𝑎𝑙
2 =
16𝑘𝑇
3
1
𝑔𝑚1
2 × [𝑔𝑚1 + 𝑔𝑚3 +
𝑔𝑚5 + 𝑔𝑚6
2𝑔𝑚5
2 (𝑟𝑜2||𝑟𝑜4)
≈
16𝑘𝑇
3
1
𝑔𝑚1
2 (𝑔𝑚1 + 𝑔𝑚3) 
 
While the 1/f is given by 
𝑉𝑛,𝑓𝑙𝑖𝑐𝑘𝑒𝑟
2 =
2𝑘𝑝
𝑊1𝐿1𝑐𝑜𝑥𝑓
+
2𝑘𝑛
𝑊3𝐿3𝑐𝑜𝑥𝑓
(
𝑔𝑚3
𝑔𝑚1
)
2
+
1
𝑔𝑚2
2 𝑔𝑚5
2 (𝑟𝑜2||𝑟𝑜4)
[
𝑔𝑚5
2 𝑘𝑛
𝑊5𝐿5𝑐𝑜𝑥𝑓
+
𝑔𝑚6
2 𝑘𝑝
𝑊6𝐿6𝑐𝑜𝑥𝑓
]
≈
2𝑘𝑝
𝑊1𝐿1𝑐𝑜𝑥𝑓
+
2𝑘𝑛
𝑊3𝐿3𝑐𝑜𝑥𝑓
(
𝑔𝑚3
𝑔𝑚1
)
2
=
2
𝑐𝑜𝑥𝑓
[
𝑘𝑝
𝑊1𝐿1
+
µ𝑛𝑘𝑛𝐿1
µ𝑝𝑊1𝐿3
2 ] 
 
where µ represents the mobility and k is the process-dependant 
constant. As shown in (15), the thermal noise can be suppressed 
by increasing the transconductance gm of M1. This can be 
achieved by increasing the drain current as given in (17). 
 
𝑔𝑚 = 𝑘(𝑉𝐺𝑆 − 𝑉𝑡) = √2𝑘𝑖𝐷 
 
For a neural signal application, 1/f noise is the major 
contribution to the input-referred noise. As shown in equation 
(16), this noise is inversely proportional to 𝐿3
2 . Hence, M3 and 
M4 are chosen to have relatively long length to reduce 1/f noise. 
Also, a wider width of 𝑀1,2 not only reduces 1/f noise, but also 
increases the amplifier’s transconductance to further suppress 
the thermal noise. The parameter configurations of the FEA 
design can be found in TABLE II.    
 
TABLE II 
DIMENSION CONFIGURATIONS OF FRONT-END AMPLIFIER DESIGN 
Device Size 
M1-1, M1-2, M2-1, M2-2 4 ×
100𝑢𝑚
0.5𝑢𝑚
 
M3-1, M3-2, M4-1, M4-2 1 ×
20𝑢𝑚
25𝑢𝑚
 
M6-1, M6-2, M8-1, M8-2 1 ×
10𝑢𝑚
0.5𝑢𝑚
 
M7-1, M7-2 1 ×
20𝑢𝑚
0.5𝑢𝑚
 
M5-1, M5-2 1 ×
2𝑢𝑚
1𝑢𝑚
 
M9-1, M9-2, M10-1, M10-2 1 ×
10𝑢𝑚
1𝑢𝑚
 
Cm  1.5pF, 
41.2𝑢𝑚
41.2𝑢𝑚
  
Cb  1.33pF,  
90𝑢𝑚
17𝑢𝑚
 
Cneu,f 180fF, 3 ×
8𝑢𝑚
8𝑢𝑚
 
(7) 
(8) 
(9) 
(11) 
(12) 
(13) 
(14) 
(15) 
(16) 
(17) 
(10) 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
5 
C. Feedback loop-controlled neutralisation  
Neutralisation is a current feedback technique, which 
compensates for the gate leakage current dominated by the gate 
oxide capacitance of the device at the input stage of the 
amplifier, to minimise the input current. The gate leakage 
current of a MOS can be written as,  
𝐼𝑔𝑎𝑡𝑒 = 𝑊𝐿𝐴(
𝑉𝑜𝑥
𝑡𝑜𝑥
)2exp {
𝐵[1 − (1 −
𝑉𝑜𝑥
∅𝑜𝑥
)
3
2⁄ ]
𝑉𝑜𝑥
𝑡𝑜𝑥
} 
 
where, W and L are the width and length of the transistor 
respectively, 𝐴 = 𝑞3 16𝜋2ℎ∅𝑜𝑥⁄ , 𝐵 = −4𝜋√2𝑚𝑜𝑥∅𝑜𝑥
3
2 /3ℎ𝑞 , 
mox is the effective mass of the tunnelling particle, ∅𝑜𝑥 is the 
tunnelling barrier height, h is Planck’s constant, q is the electron 
charge tox is the oxide thickness and Vox is the gate oxide 
breakdown voltage. Therefore, for a given transistor, the gate 
leakage current is proportional to the product of width and 
length. 
  
 
source
R C
R
VD
V
 
 
Fig. 6. (a) AC bridge circuit to detect parasitic capacitance of a MOS. (b) 
Simulation results of bridge detection. 
 
Fig. 6 depicts the voltage-dependent gate capacitance 
variation of a MOS, detected by using an AC-bridge. The 
bridge identifies the equivalent capacitance with respect to a 
rail-to-rail sweep of VD. Setting the source voltage to 1.25V, the 
simulation in Fig. 7(b) indicates that a 0.35um AMS 10 × 1 𝜇𝑚 
PMOS exhibits approximately between 13.3 and 25.2 pF gate 
parasitic capacitance at 1kHz. This leads to an operational 
variation of gate leakage current.  
The conventional neutralisation technique [22] compensates 
input leakage current using a low impedance source, tracking 
the input signal, connected to the input via a series fixed-value 
capacitor. Precise control of either the feedback capacitance or 
the output voltage is required, implemented via configurable 
resistance and capacitance. This approach is not suited to 
compact IC implementation as the IC platform suffers from 
significant variations of the leakage current with operational 
and manufacturing variations. The proposed loop provides a 
circuit topology for neutralising real-time gate leakage current 
over various manufacturing processes and operational 
conditions. 
D.  PVT comparison of fixed capacitor and loop-controlled 
neutralisation   
PVT variation is a standard evaluation tool for CMOS circuit 
performance in IC manufacturing. In this section, a PVT 
comparison between a fixed-capacitor neutralisation (FCN) and 
LCN is presented. A FCN employs a capacitor with a feedback 
voltage to compensate input leakage current. Meanwhile, as 
depicted in Fig. 2, the LCN aims to feedback a voltage that is 
always adapted to whatever neutralisation capacitance is 
selected. 
The process-corner simulations for the neutralisation schemes 
are given, in Fig. 7. F and S are short for Fast and Slow corners 
for the carriers mobility respectively, the normal convention of 
writing F/S for NMOS and PMOS devices respectively is 
adopted here. For the FCN, the feedback capacitor is chosen to 
minimise the input current under the typical process corner. 
Then, by changing the process corners for the transistors, as 
shown in Fig. 7(a), (c), (e) and (g), the leakage current will be 
changed and the neutralisation current is not adjusted 
accordingly. Results indicate that the overall input current 
cannot be suppressed by this FCN scheme, especially in FS and 
SF corners. On the other hand, simulation curves in Fig. 7(b), 
(d), (f) and (h) demonstrate that, the LCN will always 
substantially negate the input leakage current. Hence, a LCN 
scheme improves neutralisation to consistently provide a high 
input impedance over process variations.   
 
Fig. 7. Process corners (a) FF of FCN. (b) FF of LCN. (c) FS of FCN. (d) FS of 
LCN. (e) SF of FCN. (f) SF of LCN. (g) SS of FCN. (h) SS of LCN. 
 
Voltage corner simulations are illustrated in Fig. 8. It is clear 
that, the gate parasitic capacitance is voltage-dependent. The 
leakage current is, hence, sensitive to supply voltage variation. 
Here, a 10% of voltage sweep is set, between 2.97 to 3.63 V for 
a nominal 3.3 V power rails (consistent with industry practice). 
Fig. 8(a) and (b) show that, the LCN is able to maintain a high 
input impedance for standard supply voltage variations.  
(a) (b) 
(18) 
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Fig. 8. Voltage corner of (a) fixed capacitor neutralisation. (b) loop-control 
neutralisation. 
 
In Fig. 9(b), it is shown that the neutralisation current of a 
FCN scheme decreases with temperature. The resulting 
increase of input current leads to a reduction of the input 
impedance. Unlike using a fixed capacitor in Fig. 9(a), the 
proposed LCN avoids any current difference between leakage 
and neutralisation current. This results in a constantly 
suppressed input current over temperature variations.  
 
 
Fig. 9. Temperature corner of (a) fixed capacitor neutralisation. (b) loop-control 
neutralisation. 
  
Consequently, the proposed LCN topology performs a 
compensation current that tracks leakage across all PVT 
corners.  
E. Shielding  
As discussed in section II.A, the parasitic capacitance due to 
conductor implementation may be compensated by shielding 
(also known as guarding). As given in Fig. 10, the highlighted 
‘Metal 2’ is the target layer carrying the signal. Metals around 
the target, including via connections between metal layers, are 
maintained at the metal 2 potential as a shield. In this case, any 
parasitic capacitance between the target and its environment 
draws no current from the driving signal. In Fig. 2, this 
shielding technique is implemented to PR1 and the metallisation 
of the entire input stage.  
 
Metal 2
Metal 1
Metal 3
Metal 2 Metal 2
via
via via
via
 
Fig. 10. Cross section of shielding technique.  
III. EXPERIMENT RESULTS  
The proposed FEA is designed and fabricated on the 0.35µm 
AMS CMOS technology Error! Reference source not found.. 
A chip photograph of the fabricated FEA is shown in Fig. 11, 
the chip area of a single channel FEA is 0.042 mm2. This chip 
provides 20 channels to carry out five individual tests of 
different biasing techniques, and each test contains 4 channels.   
 
 
Fig. 11. Chip photograph of the fabricated FEA with on-chip testbench  
 
An on-chip testbench (TB) is implemented in the concept-
providing prototype. In Fig. 12, the testbench combines a 
resistor, RS, in series with the FEA. The RS forms a voltage 
divider with respect to the input impedance of the FEA, and the 
voltage across RS is detected by an instrumentation amplifier.   
Rs
C
Is
+    Vs    -
BA
Instrumentation 
amplifier
FEAinput
 
Fig.12. Testbench of measuring input impedance for FEA. 
 
The output of the instrumentation amplifier can be written as, 
 
𝑉𝑜 = 𝐴𝑖𝑛𝑠 ∙ (𝑉𝐵 − 𝑉𝐴) = 𝐴𝑖𝑛𝑠 ∙ (
𝐴𝑜𝑝
𝐴𝑜𝑝+1
∙ 𝑉𝐶 − 𝑉𝐴) 
= 𝐴𝑖𝑛𝑠 ∙ (
𝐴𝑜𝑝 + 1
𝐴𝑜𝑝
∙ (
𝑉𝑜𝑢𝑡𝑝𝑢𝑡
𝐴𝑖𝑛𝑠
+ 𝑉𝐴) − 𝑉𝐴) 
 
where, VA, VB, VC are the node voltages in Fig. 12, Aop is the 
open-loop gain of Op-amp design and Ains is the gain of the 
instrumentation amplifier. In this case, the input impedance of 
the amplifier can be expressed as,  
 
𝑅𝑖𝑛 =
𝑉𝑖𝑛
𝐼𝑠
− 𝑅𝑠 =
𝑉𝑖𝑛
𝐴𝑜𝑝 + 1
𝐴𝑜𝑝
∙ (
𝑉𝑜
𝐴𝑖𝑛𝑠
+ 𝑉𝐴) − 𝑉𝐴
𝑅𝑠
− 𝑅𝑠 
 
where, Vin is the input signal and VO is the output of the  
instrumentation amplifier. The measured and simulated results 
are shown in Fig. 13.  
(20) 
(19) 
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Fig. 13. Input impedance of FEA (a) Measured. (b) Simulation results. 
 
The curves shown in Fig. 13 are the AC output magnitude of 
the instrumentation amplifier. Five tests were designed and 
implemented to compare the input impedance of different 
compensation techniques. This includes Pseudo Resistor (PR), 
Bootstrapping (B), Bootstrapping with Shielding (BS), 
Bootstrapping with Neutralisation (BN), and Bootstrapping, 
Neutralisation with Shielding (BNS). As given in Fig, 13(a), the 
measured AC magnitude is higher than the simulation, which 
indicates that the measured voltage across the series resistor is 
larger and, therefore, the practical input impedance is 
moderately less than that predicted by simulation. By using 
equation (21), the input impedance of the FEA can be 
calculated, shown in Fig. 14. At 1 kHz, the amplifier biased by 
PR provides circa 3.2 GΩ of impedance. The bootstrapping 
voltage feedback loop increases the impedance to 3.4 GΩ. By 
implementing the shield, the bootstrapping produces up to 4.1 
GΩ. When the neutralisation current loop is implemented, this 
impedance increases to 16.6 GΩ. Upon introducing the 
shielding, these two loops work together to achieve about 42 
GΩ input impedance. Therefore, the proposed loop-control 
neutralisation can further increase the input impedance of FEA 
biasing technique.  
 
Fig.14. Calculated input impedance for FEA (measured results). 
The experimental results are summarised in TABLE IV, with 
comparison to other reported FEA designs. With the proposed 
neutralisation technique, the FEA can achieve higher input 
impedance within lesser chip die and consumes lower power. A 
wide bandwidth is also achieved to support different neural 
signal detections.   
TABLE IV 
PERFORMANCE COMPASSION AND SUMMARY OF FEAS 
 
This 
work  
[23] [19] [9] [18] 
Technology 
or process  
0.35µm 
CMOS 
 0.5µm 
CMOS 
0.18µm 
CMOS 
0.35µm 
CMOS 
0.13µm 
CMOS 
Biasing 
technique  
LCN   FCN   CS CA  CF 
Chip area 
(mm2) 
0.042 - 0.076 0.08 0.072 
Supply 
voltage (V) 
3.3 3.3 1 3 1 
Power 
(uW) 
3.1 4.95 13 930 12.1 
Gain (dB) 75 - 44.5 6-47 40 
Bandwidth 
(Hz) 
22.8M 
(Gain=0) 
800k 
(Gain=0) 
0.3~1k-
10k 
100~12k 0.05~10.5k 
Input 
impedance  
42GΩ 
(at 
1kHz) 
>50TΩ - - 4M 
Input-
referred 
noise 
(v/√Hz) 
18.2 n at 
1kHz 
28 n at 
1kHz 
4.4 µ at 
10kHz 
0.68 µ 2 µ 
 
IV. CONCLUSION  
In this paper, a FEA with a new loop-controlled capacitance-
matching neutralisation compensation technique for neural 
monitoring has been proposed. The proposed FEA is targeted at 
IC implementation and was manufactured on the AMS 0.35µm 
CMOS process with a test bed. This chip can achieve an input 
impedance of 42 GΩ and 18.2 𝑛𝑣/√𝐻𝑧  input-referred noise 
while consuming 3.1 µW in 0.042 mm2. The measured results 
show approximately 2.5 times higher input impedance than 
conventional fixed-value capacitor neutralisation implemented 
in IC form. Furthermore, the LCN design is not sensitive to 
manufacturing variations and does not increase the input-
referred noise. The FEA achieves high input impedance in a 
wide bandwidth by compensating gate leakage via a LCN 
feedback loop. 
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